Job Details

Skills: SoC subsystem/IP design, IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog , RTL quality checks (Lint, CDC), AMBA bus protocols, scripting languages, interface protocols- PCIe , DDR , Ethernet, I2C, UART, SPI

Notice Period: Immediate to 30 days