Job Details

Skills : Expertise in SoC/IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog, AMBA bus protocols (AXI, AHB,ATB, APB), interface protocols, scripting languages like Make flow, Perl ,shell, python

Notice Period: 0- 45 days

Specific Domain / Industry: RTL Design