Job Details

Skills : Functional specifications of the IPs, subsystems and SOC, Reviewing and Revising, System Verilog, UVM, Performing RTL simulations using Synopsys and Cadence simulators, Performing UPF

Notice Period: Immediate Joiners